## DATA SHEET



## TZA3017HW

 $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{T M}$ fibre optic transmitter
## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{T M}$ fibre optic transmitter
## FEATURES

- Single 3.3 V power supply
- $\mathrm{I}^{2} \mathrm{C}$-bus and pin programmable fibre optic transmitter.


## Synthesizer features

- Supports SDH/SONET bit rates at 155.52, 622.08, 2488.32 and 2666.06 Mbits/s (STM16/OC48 + FEC)
- Supports Gigabit Ethernet at 1250 and 3125 Mbits/s
- Supports Fibre Channel at 1062.5 and 2125 Mbits/s
- Loss Of Lock (LOL) indicator
- ITU-T compliant jitter generation.


## Multiplexer features

- $16: 1,10: 1,8: 1$ or $4: 1$ multiplexing ratio
- Rail-to-rail parallel inputs compliant with LVPECL, CML and LVDS
- 4-stage FIFO for wide tolerance to clock skew
- Supports co-directional and contra-directional clocking
- Programmable parity checking
- CML data and clock outputs, and loop mode inputs
- LVPECL outputs on parallel interface
- Line loop back input
- Diagnostic loop back output.


## Additional features with the $\mathrm{I}^{2} \mathrm{C}$-bus

- A-rate ${ }^{\mathrm{TM}(1)}$ supports any bit rate from $30 \mathrm{Mbits} / \mathrm{s}$ to 3.2 Gbits/s with one reference frequency
- Programmable frequency resolution of 10 Hz
- Adjustable swings of data and clock outputs
- CML outputs on parallel interface
- Programmable polarity of all RF I/Os
(1) Koninklijke Philips Electronics N.V.

- Exchangeable pin designations of RF clock with data for all I/Os for optimum connectivity
- Reversible pin designations of parallel data bus bits for optimum connectivity
- Four reference frequency ranges.


## APPLICATIONS

- Any optical transmission system with bit rates between 30 Mbits/s and 3.2 Gbits/s
- Physical interface IC in transmit channels
- Transponder applications
- Dense Wavelength Division Multiplexing (DWDM) systems.


## GENERAL DESCRIPTION

The TZA3017HW is a fully integrated optical network transmitter, containing a clock synthesizer and a multiplexer with multiplexing ratios of 16:1, 10:1, 8:1 or 4:1.

The A-rate feature allows the IC to operate at any bit rate between $30 \mathrm{Mbits} / \mathrm{s}$ and 3.2 Gbits/s using a single reference frequency. The transmitter supports loop modes with serial clock and data inputs and outputs. All clock signals are generated using a fractional N synthesizer with 10 Hz resolution giving a true, continuous rate operation. For full configuration flexibility, the transmitter is programmable either by pin or via the $\mathrm{I}^{2} \mathrm{C}$-bus.

## ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| TZA3017HW | HTQFP100 | plastic, heatsink thin quad flat package; 100 leads; <br> body $14 \times 14 \times 1.0 \mathrm{~mm}$ | SOT638-1 |



## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitterPINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{EE}}$ | die pad | common ground plane |
| $\mathrm{V}_{\text {CCD }}$ | 1 | supply voltage (digital part) |
| $\mathrm{V}_{\mathrm{EE}}$ | 2 | ground |
| D12Q | 3 | parallel data input 12 inverted |
| D12 | 4 | parallel data input 12 |
| D11Q | 5 | parallel data input 11 inverted |
| D11 | 6 | parallel data input 11 |
| D10Q | 7 | parallel data input 10 inverted |
| D10 | 8 | parallel data input 10 |
| D09Q | 9 | parallel data input 09 inverted |
| D09 | 10 | parallel data input 09 |
| D08Q | 11 | parallel data input 08 inverted |
| D08 | 12 | parallel data input 08 |
| $\mathrm{V}_{\mathrm{EE}}$ | 13 | ground |
| D07Q | 14 | parallel data input 07 inverted |
| D07 | 15 | parallel data input 07 |
| D06Q | 16 | parallel data input 06 inverted |
| D06 | 17 | parallel data input 06 |
| D05Q | 18 | parallel data input 05 inverted |
| D05 | 19 | parallel data input 05 |
| D04Q | 20 | parallel data input 04 inverted |
| D04 | 21 | parallel data input 04 |
| D03Q | 22 | parallel data input 03 inverted |
| D03 | 23 | parallel data input 03 |
| $\mathrm{V}_{\mathrm{EE}}$ | 24 | ground |
| $\mathrm{V}_{\text {CCD }}$ | 25 | supply voltage (digital part) |
| $\mathrm{V}_{\mathrm{EE}}$ | 26 | ground |
| D02Q | 27 | parallel data input 02 inverted |
| D02 | 28 | parallel data input 02 |
| D01Q | 29 | parallel data input 01 inverted |
| D01 | 30 | parallel data input 01 |
| D00Q | 31 | parallel data input 00 inverted |
| D00 | 32 | parallel data input 00 |
| $\mathrm{V}_{\text {CCD }}$ | 33 | supply voltage (digital part) |
| PICLKQ | 34 | parallel clock input inverted |
| PICLK | 35 | parallel clock input |
| $V_{\text {CCD }}$ | 36 | supply voltage (digital part) |
| PARITYQ | 37 | parity input inverted |
| PARITY | 38 | parity input |
| POCLKQ | 39 | parallel clock output inverted |


| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| POCLK | 40 | parallel clock output |
| $\mathrm{V}_{\text {CCD }}$ | 41 | supply voltage (digital part) |
| CREFQ | 42 | reference clock input inverted |
| CREF | 43 | reference clock input |
| PAREVEN | 44 | parity select (odd or even) |
| MUXR1 | 45 | multiplexing ratio select 1 |
| MUXR0 | 46 | multiplexing ratio select 0 |
| PRSCLOQ | 47 | prescaler output signal inverted |
| PRSCLO | 48 | prescaler output signal |
| $\mathrm{V}_{\text {CCD }}$ | 49 | supply voltage (digital part) |
| $\mathrm{V}_{\text {EE }}$ | 50 | ground |
| $\mathrm{V}_{\mathrm{DD}}$ | 51 | supply voltage (digital part) |
| SCL(DR2) | 52 | ${ }^{2}$ ²-bus serial clock (data rate select 2) |
| SDA(DR1) | 53 | $\mathrm{I}^{2} \mathrm{C}$-bus serial data (data rate select 1) |
| CS(DR0) | 54 | chip select (data rate select 0) |
| OVERFLOW | 55 | FIFO overflow alarm output |
| FIFORESET | 56 | FIFO reset input |
| LOL | 57 | loss of lock output |
| $\mathrm{V}_{\text {CCD }}$ | 58 | supply voltage (digital part) |
| COUTQ | 59 | serial clock output inverted |
| COUT | 60 | serial clock output |
| $\mathrm{V}_{\text {CCD }}$ | 61 | supply voltage (digital part) |
| MD0 | 62 | parallel data input termination mode select 0 |
| MD1 | 63 | parallel data input termination mode select 1 |
| $\mathrm{V}_{\text {CCD }}$ | 64 | supply voltage (digital part) |
| $\mathrm{V}_{\text {CCD }}$ | 65 | supply voltage (digital part) |
| DOUTQ | 66 | serial data output inverted |
| DOUT | 67 | serial data output |
| $\mathrm{V}_{\text {CCD }}$ | 68 | supply voltage (digital part) |
| $\mathrm{V}_{\text {CCO }}$ | 69 | supply voltage (clock generator) |
| $\mathrm{V}_{\text {EE }}$ | 70 | ground |
| CLKDIR | 71 | selection between co- and contra-directional clocking |
| UI | 72 | user interface select |
| PARERRQ | 73 | parity error output inverted |
| PARERR | 74 | parity error output |
| $\mathrm{V}_{\text {CCA }}$ | 75 | supply voltage (analog part) |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitter| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| $\mathrm{V}_{\text {EE }}$ | 76 | ground |
| $\mathrm{V}_{\mathrm{CCD}}$ | 77 | supply voltage (digital part) |
| DINQ | 78 | loop mode data input inverted |
| DIN | 79 | loop mode data input |
| $\mathrm{V}_{\mathrm{CCD}}$ | 80 | supply voltage (digital part) |
| CINQ | 81 | loop mode clock input inverted |
| CIN | 82 | loop mode clock input |
| $\mathrm{V}_{\mathrm{CCD}}$ | 83 | supply voltage (digital part) |
| INT | 84 | interrupt output |
| ENLOUTQ | 85 | diagnostic loop back enable <br> input (active LOW) |
| ENLINQ | 86 | line loop back enable input <br> (active LOW) |
| $\mathrm{V}_{\mathrm{CCD}}$ | 87 | supply voltage (digital part) |
| DLOOPQ | 88 | loop mode data output inverted |
| DLOOP | 89 | loop mode data output |
| $\mathrm{V}_{\mathrm{CCD}}$ | 90 | supply voltage (digital part) |


| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| CLOOPQ | 91 | loop mode clock output <br> inverted |
| CLOOP | 92 | loop mode clock output |
| $\mathrm{V}_{\mathrm{CCD}}$ | 93 | supply voltage (digital part) |
| D15Q | 94 | parallel data input 15 inverted |
| D15 | 95 | parallel data input 15 |
| D14Q | 96 | parallel data input 14 inverted |
| D14 | 97 | parallel data input 14 |
| D13Q | 98 | parallel data input 13 inverted |
| D13 | 99 | parallel data input 13 |
| $\mathrm{V}_{\mathrm{CCD}}$ | 100 | supply voltage (digital part) |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Fig. 2 Pin configuration.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## FUNCTIONAL DESCRIPTION

The TZA3017HW converts parallel input data into serial output data having a bit rate from $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s. An internal clock synthesizer synchronizes the internal oscillator to an external reference frequency. The parallel input data is multiplexed at ratios of 16:1, $10: 1,8: 1$ or $4: 1$.

## Choice of user interface control

The TZA3017HW can be controlled either via the $\mathrm{I}^{2} \mathrm{C}$-bus or using programming pins DR0 to DR2. Pin Ul selects the user interface required. $I^{2} \mathrm{C}$-bus control and A-rate functionality are enabled when pin Ul is either open circuit or connected to $\mathrm{V}_{\mathrm{Cc}}$. Pre-programmed mode is enabled when pin Ul is connected to $\mathrm{V}_{\mathrm{EE}}$; see Table 1.

Table 1 Truth table for pin UI

| UI | MODE | PIN 54 | PIN 53 | PIN 52 |
| :---: | :--- | :---: | :---: | :---: |
| LOW | pre-programmed | DR0 | DR1 | DR2 |
| HIGH | I$^{2}$ C-bus control | CS | SDA | SCL |

In $\mathrm{I}^{2} \mathrm{C}$-bus control mode, the chip is configured using $1^{2} \mathrm{C}$-bus pins SDA and SCL. During ${ }^{2} \mathrm{C}$-bus read or write actions, pin CS must be HIGH. When pin CS is LOW, the programmed configuration remains active, but pins SDA and SCL are ignored. This allows several TZA3017HWs in the application with the same $\mathrm{I}^{2} \mathrm{C}$-bus address to be selected separately. The $\mathrm{I}^{2} \mathrm{C}$-bus address of the TZA3017HW is shown in Table 2.

Table $2 \mathrm{I}^{2} \mathrm{C}$-bus address of the TZA3017HW

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/ $\bar{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | $X$ |

The function and content of the $\mathrm{I}^{2} \mathrm{C}$-bus registers are described in Section "l${ }^{2} \mathrm{C}$-bus registers". Some functions in the TZA3017HW can be controlled either by the ${ }^{2} \mathrm{C}$-bus or a designated pin. The method required is specified by an extra bit named $\mathrm{I} 2 \mathrm{C}<$ pin name> in the corresponding ${ }^{2} \mathrm{C}$-bus register, for example, bit I2CPARITY in register MUXCNF2. The default is enable by pin.
If the application has no $I^{2} \mathrm{C}$-bus control, the IC has to operate with reduced functionality in pre-programmed mode. In pre-programmed mode, pins DR0 to DR2 are standard CMOS inputs that allow the selection of up to eight pre-programmed bit rates using an external reference clock frequency of 19.44 MHz ; see Table 3.

Table 3 Truth table for selecting bit rate in pre-programmed mode (pin UI $=\mathrm{V}_{\mathrm{EE}}$ )

| DR2 | DR1 | DR0 | PROTOCOL | BIT RATE <br> (Mbits/s) |
| :--- | :--- | :--- | :--- | :---: |
| LOW | LOW | LOW | STM1/OC3 | 155.52 |
| LOW | LOW | HIGH | STM4/OC12 | 622.08 |
| LOW | HIGH | LOW | STM16/OC48 | 2488.32 |
| LOW | HIGH | HIGH | STM16 + FEC | 2666.06 |
| HIGH | LOW | LOW | GE | 1250.00 |
| HIGH | LOW | HIGH | 10GE | 3125.00 |
| HIGH | HIGH | LOW | Fibre Channel | 1062.50 |
| HIGH | HIGH | HIGH | Fibre Channel | 2125.00 |

After power-up, the TZA3017HW initiates a Power-On Reset (POR) sequence to restore the default settings of the $\mathrm{I}^{2} \mathrm{C}$-bus registers, irrespective of the level on pin UI. The default settings are shown in Table 10.

## Clock synthesizer

Refer to Fig.3. The clock synthesizer is a fractional N-type synthesizer which provides the A-rate ${ }^{\mathrm{TM}}$ functionality. It consists of a Voltage Controlled Oscillator (VCO), octave divider M, main divider N , fractional divider K, reference divider R, Phase Frequency Detector (PFD), integrated loop filter, Loss Of Lock (LOL) detection circuit, and a prescaler output buffer. The internal VCO is phase-locked to a reference clock signal of typically 19.44 MHz applied to pins CREF and CREFQ.
The clock synthesizer has a 22-bit fractional N capability which allows any combination of bit rate and reference frequency between $18 \times \mathrm{R}$ and $21 \times \mathrm{RMHz}$, where R is the reference division factor. The LSB (bit k[0]) of the fractional divider, should be set to logic 1 to avoid limit cycles. These are cycles of less than maximum length that generate spurs in the frequency spectrum. This leaves 21 bits ( $\mathrm{k}[21: 1]$ ) available for programming the fraction, allowing a resolution frequency of approximately 10 Hz at a fixed reference frequency.
The clock synthesizer does not require any external components, allowing easier application use.

To comply with most transmission standards, the reference frequency must be very accurate with minimum phase noise in order to synthesize a pure RF clock signal that complies with the strictest requirements for jitter generation; see Section "Jitter performance".

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter



Fig. 3 Block diagram of the clock synthesizer.

## Programming the reference clock

Pre-programmed operation requires a reference clock frequency of between 18 and 21 MHz connected to pins CREF and CREFQ. However, to obtain the bit rates in Table 3, the reference clock frequency must be 19.44 MHz. For SDH/SONET applications, a reference clock frequency of $19.44 \times \mathrm{R} \mathrm{MHz}$ is preferred.
$\mathrm{I}^{2} \mathrm{C}$-bus control operation allows any one of four possible reference clock frequency ranges to be selected by programming reference divider R using bits REFDIV in ${ }^{2} \mathrm{C}$-bus register SYNTHCNF (address B6H). The REFDIV bit settings, reference clock frequency ranges, and division factor are shown in Table 4.
The reference frequency is always divided internally to the lowest range of 18 to 21 MHz .

Table 4 Truth table for bits REFDIV in $\mathrm{I}^{2} \mathrm{C}$-bus register SYNTHCNF

| REFDIV | R <br> DIVISION <br> FACTOR | SDH/SONET <br> REFERENCE <br> FREQUENCY <br> (MHz) | REFERENCE <br> FREQUENCY <br> RANGE <br> (MHz) |
| :---: | :---: | :---: | :---: |
| 00 | 1 | 19.44 | 18 to 21 |
| 01 | 2 | 38.88 | 36 to 42 |
| 10 | 4 | 77.76 | 72 to 84 |
| 11 | 8 | 155.52 | 144 to 168 |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## Programming the clock synthesizer

The following dividers are used to program the clock synthesizer: the main divider N , the fractional divider K and the octave divider M.

The division factor for M is obtained by first determining in which octave the desired bit rate belongs as shown in Figure 4 and Tables 5 and 6.


Table 5 Octave designation and M division factor

| LOWEST <br> BIT RATE <br> (Mbits/s) | HIGHEST <br> BIT RATE <br> (Mbits/s) | OCTAVE | M DIVISION <br> FACTOR |
| :---: | :---: | :---: | :---: |
| 1800 | 3200 | 0 | 1 |
| 900 | 1800 | 1 | 2 |
| 450 | 900 | 2 | 4 |
| 225 | 450 | 3 | 8 |
| 112.5 | 225 | 4 | 16 |
| 56.25 | 112.5 | 5 | 32 |
| 28.125 | 56.25 | 6 | 64 |

Table 6 Common optical transmission protocols and corresponding octaves

| PROTOCOL | BIT RATE <br> (Mbits/s) | OCTAVE |
| :--- | :---: | :---: |
| 10GE | 3125.00 | 0 |
| 2xHDTV | 2970.00 | 0 |
| STM16/OC48 + FEC | 2666.06 | 0 |
| STM16/OC48 | 2488.32 | 0 |
| DV-6000 | 2380.00 | 0 |
| Fibre Channel | 2125.00 | 0 |
| HDTV | 1485.00 | 1 |
| D-1 Video | 1380.00 | 1 |
| DV-6010 | 1300.00 | 1 |
| Gigabit Ethernet (GE) | 1250.00 | 1 |
| Fibre Channel | 1062.50 | 1 |
| OptiConnect | 1062.50 | 1 |
| ISC | 1062.50 | 1 |
| STM4/OC12 | 622.08 | 2 |
| DV-6400 | 425.00 | 2 |
| Fibre Channel | 265.63 | 3 |
| OptiConnect | 212.50 | 4 |
| Fibre Channel | 200.00 | 4 |
| ESCON/SBCON | 155.52 | 4 |
| STM1/OC3 | 125.00 | 4 |
| FDDI | 125.00 | 4 |
| Fast Ethernet | 106.25 | 5 |
| Fibre Channel | 51.84 | 6 |
| OC1 |  |  |

Once the octave and $M$ division factor are known, the division factors for N and K can be calculated for a given reference frequency using the Flowchart in Fig.5.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Fig. 5 Flowchart for calculating N and K for the required bit rate.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

The following examples refer to the flowchart in Fig.5.
Example 1: An SDH or SONET link has a bit rate of $2488.32 \mathrm{Mbits} / \mathrm{s}$ (STM16/OC48) that corresponds to octave 0 and an $M$ division factor of 1 . If the reference frequency $f_{\text {ref }}$ at pins CREF and CREFQ is 77.76 MHz , the division factor $R$ is required to be 4. The initial values for integer n and fractional part k are calculated using the equation:
n. $\mathrm{k}=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{2488.32 \mathrm{Mbits} \times 1 \times 4}{77.76 \mathrm{MHz}}=128$

In this example, $\mathrm{n}=128$ and $\mathrm{k}=0$. Since k is 0 , fractional functionality is not required, so bit NILFRAC in $\mathrm{I}^{2} \mathrm{C}$-bus register FRACN2 should be set to logic 1 ; see Table 19. $\mathrm{N}=\mathrm{n} \times 2=256$ with no further correction required. The resulting values of $R=4, M=1$ and $N=256$ are set by $\mathrm{I}^{2} \mathrm{C}$-bus registers SYNTHCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17) and MAINDIV0 (Table 18).
Example 2: An SDH or SONET link has a bit rate of $2666.057143 \mathrm{Mbits} / \mathrm{s}(15 / 14 \times 2488.32 \mathrm{Mbits} / \mathrm{s})(\mathrm{STM} 16 / \mathrm{OC} 48$ link with FEC) that corresponds to octave 0 and an M division factor of 1 . If $\mathrm{f}_{\text {ref }}$ at pins CREF and CREFQ is 38.88 MHz , the division factor $R$ is required to be 2. The values for $n$ and $k$ are calculated as follows:

$$
\text { n.k }=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{2666.05714283 \mathrm{Mbits} \times 1 \times 2}{38.88 \mathrm{MHz}}=137.1428571
$$

In this example, $\mathrm{n}=137$ and $\mathrm{k}=0.1428571$. Fractional functionality is required, so bit NILFRAC in $\mathrm{I}^{2} \mathrm{C}$-bus register FRACN2 should be set to logic 0 . Since $k$ is less than 0.25 , $k$ is corrected to $k=k+0.5=0.6428571$, and $N$ is corrected to $N=n \times 2-1=273$. The resulting values of $R=2, M=1, N=273$ and $K=1010010010010010010011$ are set by ${ }^{2} \mathrm{C}$-bus registers SYNTHCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17), MAINDIV0 (Table 18), FRACN2 (Table 19), FRACN1 (Table 20) and FRACN0 (Table 21). The FEC bit rate is usually rounded up to 2666.06 Mbits/s, which actually gives a different value for $k$ than in this example.

Example 3: A Fibre Channel link has a bit rate of $1062.50 \mathrm{Mbits} / \mathrm{s}$ that corresponds to octave 1 and an M division factor of 2 . If $f_{r e f}$ at pins CREF and CREFQ is 19.44 MHz , the division factor $R$ is required to be 1 . The values for $n$ and $k$ are
calculated as follows: $n . k=\frac{\text { bit rate } \times M \times R}{f_{\text {ref }}}=\frac{1062.50 \mathrm{Mbits} \times 2 \times 1}{19.44 \mathrm{MHz}}=109.3106996$
In this example, $\mathrm{n}=109$ and $\mathrm{k}=0.3107$. Fractional functionality is required, so bit NILFRAC in $\mathrm{I}^{2} \mathrm{C}$-bus register FRACN2 should be set to logic 0 . Since k is greater than 0.25 and less than 0.75 , k does not need to be corrected. N is corrected to $N=n \times 2=218$. The resulting values of $R=1, M=2, N=218$ and $K=0100111110001010000001$ are set by ${ }^{2}$ ²-bus registers SYNTHCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17), MAINDIV0 (Table 18), FRACN2 (Table 19), FRACN1 (Table 20) and FRACN0 (Table 21).
Example 4: A non standard transmission link has a bit rate of $3012 \mathrm{Mbits} / \mathrm{s}$ that corresponds to octave 0 and an $M$ division factor of 1 . If $f_{\text {ref }}$ at pins CREF and CREFQ is 20.50 MHz , the division factor $R$ is required to be 1 . The values for $n$ and $k$ are calculated as follows: $n . k=\frac{\text { bit rate } \times M \times R}{f_{\text {ref }}}=\frac{3012 \mathrm{Mbits} \times 1 \times 1}{20.50 \mathrm{MHz}}=146.9268293$

In this example, $\mathrm{n}=146$ and $\mathrm{k}=0.9268293$. Fractional functionality is required, so bit NILFRAC in $\mathrm{I}^{2} \mathrm{C}$-bus register FRACN2 should be set to logic 0 . Since k is greater than 0.75 , k is corrected to $\mathrm{k}=\mathrm{k}-0.5=0.4268293$, and N is corrected to $N=n \times 2+1=293$. The resulting values of $R=1, M=1, N=293$ and $K=0110110101000100101011$ are set by ${ }^{2} \mathrm{C}$-bus registers SYNTHCNF (Table 22), DIVCNF (Table 16), MAINDIV1 (Table 17), MAINDIV0 (Table 18), FRACN2 (Table 19), FRACN1 (Table 20) and FRACN0 (Table 21).
If the $I^{2} \mathrm{C}$-bus is not used, the clock synthesizer can be set up for the eight pre-programmed bit rates shown in Table 3, by pins DR0, DR1 and DR2 using an external reference clock frequency of 19.44 MHz .

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## Prescaler outputs

The frequency of prescaler outputs PRSCLO and PRSCLOQ is the VCO frequency divided by a ratio of N.K. If the synthesizer is in-lock, the frequency of the prescaler output is equal to the reference frequency at CREF and CREFQ divided by R. This provides an accurate reference that can be used by other phase locked loops in the application. If required, the polarity of the prescaler outputs can be inverted by setting bit PRSCLOINV in $I^{2} \mathrm{C}$-bus register IOCNF2. If no prescaler information is required, its output can be disabled by setting bit PRSCLOEN to logic 0 in the same register. In addition, the prescaler output can be set for type of output, termination mode and signal amplitude. These parameter settings also apply to the parallel clock outputs POCLK and POCLKQ and parity error outputs PARERR and PARERRQ. For programming details; see Section "Configuring the parallel interface".

## Loss of Lock (LOL)

During normal operation, pin LOL should be LOW to indicate that the clock synthesizer is in-lock and that the output frequency corresponds to the programmed value. If pin LOL goes HIGH, phase and/or frequency lock is lost, and the output frequency may deviate from the programmed value. The LOL function is also available using $I^{2} \mathrm{C}$-bus registers INTERRUPT and STATUS; see Sections "Interrupt register" and "Status register". If bit LOL in register INTERRUPT is not masked, a loss of lock condition will generate an interrupt signal at pin INT. Bit LOL is masked by default; see Section "Interrupt generation".

## Jitter performance

The clock synthesizer is optimized for minimum jitter generation. For all SDH/SONET bit rates, the generated jitter complies with ITU-T standard G. 958 using a pure reference clock. To ensure negligible loss of performance, the reference signal should have a single sideband phase noise of better than $-140 \mathrm{dBc} / \mathrm{Hz}$, at frequencies of more than 12 kHz from the carrier. If reference divider R is used, this negative value is allowed to increase at approximately $20 \times \log (R)$.

## Reference input

For optimum jitter performance and Power Supply Rejection Ratio (PSRR), the sensitive reference input should be driven differentially. If the reference frequency source ( $\mathrm{f}_{\text {ref }}$ ) is single-ended, the unused CREF or CREFQ input should be terminated with an impedance which
matches the source impedance $\mathrm{R}_{\text {source }}$; see Fig.6. The PSRR can be improved by AC coupling the reference frequency source to inputs CREF and CREFQ. Any low frequency noise injected from the $f_{\text {ref }}$ power supply will be attenuated by the resulting high-pass filter. The low cut-off frequency of the AC coupling must be lower than the reference frequency, otherwise the reference signal will be attenuated and the signal to noise ratio will be made worse. The value of coupling capacitor C is calculated using the formula: $C>\frac{1}{2 \pi R_{\text {source }}{ }^{f} \text { ref }}$


Fig. 6 Reference input with single-ended clock source.

## Multiplexer

The multiplexer comprises a high-speed input register, a 4-bit deep First In First Out (FIFO) elastic buffer, a parity check circuit and a multiplexing tree.

## Parallel data bus clocking schemes

The TZA3017HW supports both co-directional and contra-directional clocking schemes for the parallel data bus; see Figs 7 and 8 . The clocking scheme is selected by pin CLKDIR or ${ }^{2} \mathrm{C}$-bus bit CLKDIR in $\mathrm{I}^{2} \mathrm{C}$-bus register MUXCNF1 (address A1H). Co-directional clocking is the default setting, and is selected when pin CLKDIR is HIGH or when $\mathrm{I}^{2} \mathrm{C}$-bus bit CLKDIR is set to logic 1 .
With co-directional clocking selected, the incoming clock is applied to pins PICLK and PICLKQ and the input data is applied to pins D00 and D00Q to D15 and D15Q.
A parallel output clock is also available, if required, at pins POCLK and POCLKQ, and can be disabled by bit POCLKEN in $\mathrm{I}^{2} \mathrm{C}$-bus register MUXCNF1.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

When contra-directional clocking is selected, any incoming clock at pins PICLK and PICLKQ is not used.
In contra-directional clocking mode, the incoming data on the parallel data bus is sampled by the internally generated parallel output clock. In this mode, the parallel data source must be clocked using the parallel output clock signal at pins POCLK and POCLKQ. To avoid timing problems, the clock signal at pins POCLK and POCLKQ can be phase shifted with respect to the internal clock in four 90 degree steps, controlled by bits POCLKINV and POPHASE in ${ }^{2}$ ² -bus register MUXCNF1 (address A1H); see Table 7.

Table 7 Truth table for bits POCLKINV and POPHASE in $I^{2} \mathrm{C}$-bus register MUXCNF1

| POCLKINV | POPHASE | PHASE SHIFT |
| :---: | :---: | :---: |
| 0 | 0 | $0^{\circ}$ |
| 0 | 1 | $90^{\circ}$ |
| 1 | 0 | $180^{\circ}$ |
| 1 | 1 | $270^{\circ}$ |



Fig. 7 Co-directional clocking.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter

FRAMER


Fig. 8 Contra-directional clocking.

## FIFO

In the co-directional clocking scheme, the FIFO input register samples the incoming parallel data on the rising edge of the clock signal at pins PICLK and PICLKQ. Data is retrieved from the FIFO by an internal clock, derived from the multiplexing tree clock generator. This provides a high tolerance to jitter, or clock skew, at inputs on the parallel interface; the FIFO can compensate for brief phase deviations, or clock skew, of up to plus or minus 1 unit interval. Large phase deviations will most likely cause the FIFO to either overflow or underflow, and is indicated by bit OVERFLOW in both $\mathrm{I}^{2} \mathrm{C}$-bus registers INTERRUPT and STATUS; see Sections "Interrupt register" and "Status register". A FIFO overflow is also indicated by a HIGH level at pin OVERFLOW. If bit OVERFLOW in register INTERRUPT is not masked, a FIFO overflow or underflow condition will generate an interrupt signal at pin INT; see Section "Interrupt generation".

The overflow interrupt exists until the FIFO is reset by a HIGH level on pin FIFORESET or by setting bits FIFORESET and I2CFIFORESET in I ${ }^{2}$ C-bus register MUXCNF0 (address A2H). FIFORESET also initializes the FIFO. For optimum performance, the FIFO should be reset
whenever there has been a Loss Of Lock condition, or whenever the bit rate is changed.
The FIFORESET signal is re-timed by the internal clock generator signal. The FIFO will initialize two clock cycles after FIFORESET goes HIGH and is operational two clock cycles after FIFORESET goes LOW. The FIFO can be initialized automatically when an overflow occurs by connecting pin OVERFLOW to pin FIFORESET.

## Adjustable multiplexing ratio

For optimum layout connectivity, the physical positions of parallel data bus pins D00 and D00Q to D15 and D15Q on the chip are located either side of pin $\mathrm{V}_{\mathrm{EE}}$ (pin 13). The number of parallel data bus inputs that are used depends on the multiplexing ratio selected by pins MUXR0 and MUXR1 or by bits MUXR in $1^{2} \mathrm{C}$-bus register MUXCNF1 (address A1H). Any unused parallel data bus inputs are disabled. The configuration settings and active inputs for each multiplexing ratio are shown in Table 8.
In $I^{2} \mathrm{C}$-bus control mode, the default multiplexing ratio is $16: 1$. For multiplexing ratios $16: 1,8: 1$ and $4: 1$, the MSB is transmitted first. For multiplexing ratio 10:1, the LSB is transmitted first.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

To allow optimum layout connectivity, the pin designations of the parallel data bus bits can be reversed so that the default designated pin for the MSB is exchanged with the default designated pin for the LSB. This is implemented by bit BUSSWAP in $I^{2} \mathrm{C}$-bus register MUXCNF2 (address AOH).

The highest supported speed for the parallel data bus is $400 \mathrm{Mbits} / \mathrm{s}$. Therefore a multiplexing ratio of $4: 1$ will support bit rates of up to $1.6 \mathrm{Gbits} / \mathrm{s}$.

Table 8 Setting multiplexing ratio

| PIN MUXR1 | PIN MUXR0 | BITS MUX <br> (REG. MUXCNF1) | MULTIPLEXING <br> RATIO | ACTIVE INPUTS <br> LSB to MSB |
| :---: | :---: | :---: | :---: | :---: |
| LOW | LOW | 00 | $4: 1$ | D06 to D09 |
| LOW | HIGH | 01 | $8: 1$ | D04 to D11 |
| HIGH | LOW | 10 | $10: 1$ | D03 to D12 |
| HIGH | HIGH | 11 | $16: 1$ | D00 to D15 |

## Parity checking

The parity checking function verifies the integrity of the incoming data on the parallel data bus. The calculated parity is compared to the parity expected at pins PARITY and PARITYQ. If these levels do not match, a parity error has occurred and pin PARERR goes HIGH during the next parallel clock period at pins PICLK and PICLKQ; (see Fig.9).

The calculated parity can be configured to be either odd or even by pin PAREVEN or by bit PARITY in $I^{2} \mathrm{C}$-bus register MUXCNF2 (address AOH). Odd parity is configured by either a LOW level at pin PAREVEN or setting bit PARITY. The default setting for bit PARITY is even parity (logic 0 ).


Fig. 9 Parity timing.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## Configuring the parallel interface

There are several options for configuring the parallel interface which comprises the parallel data bus and associated inputs and outputs. The options for parallel clock outputs POCLK and POCLKQ, parity error outputs PARERR and PARERRQ and prescaler outputs PRSCLO and PRSCLOQ are: output driver type, termination mode and output amplitude. $I^{2}$ C-bus register IOCNF2, bit MFOUTMODE selects either the CML or LVPECL output driver. The default is LVPECL. Bit MFOUTTERM sets the output termination mode to either standard LVPECL or floating termination, or in CML mode, to either DC or AC-coupled. In all cases, bits MFS adjust the amplitude. The default output amplitude is $850 \mathrm{mV}(p-p)$, single-ended.
The signal polarity and selective enabling or disabling of POCLK, POCLKQ, PRSCLO and PRSCLOQ can also be configured. These options are set in $\mathrm{I}^{2} \mathrm{C}$-bus registers MUXCNF1 (address A1H) and IOCNF2 (address C 8 H ).

In $\mathrm{I}^{2} \mathrm{C}$-bus register MUXCNF2 (address AOH ), setting bit PDINV inverts the polarity of the parallel data. Setting bit PICLKINV inverts the co-directional input clock on pins PICLK and PICLKQ so that the clock edge is shifted by half a clock cycle, changing the rising edge to a falling edge. This function can be used to resolve a parallel data bus timing problem.

## Rail-to-rail parallel data and clock inputs

The differential parallel data, parity and clock inputs, D00 to D15, D00Q to D15Q, PARITY, PARITYQ, PICLK, and PICLKQ can handle input swings from 100 mV , single-ended, to a maximum of 1000 mV . These rail-to-rail inputs can also accept any absolute value between $\mathrm{V}_{\mathrm{EE}}$ and $\mathrm{V}_{\mathrm{CC}}$.
To keep the number of external components required to a minimum, most of the common standards: LVPECL, CML and LVDS are terminated internally; see Fig.10.


Fig. 10 Rail-to-rail input termination configurations.

The termination mode is determined by pins MDO and MD1; see Table 9.

Table 9 Input termination mode selection

| PIN MD1 | PIN MDO | INPUT <br> MODE | TERMINATION |
| :---: | :---: | :--- | :--- |
| 0 | 0 | floating | $100 \Omega$ differential |
| 0 | 1 | LVDS | $100 \Omega$ differential <br> (hysteresis on) |
| 1 | 0 | CML | $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}$ |
| 1 | 1 | LVPECL | $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ |

The LVDS mode has a differential hysteresis of 30 mV implemented by default. Setting bit PIHYST in $\mathrm{I}^{2} \mathrm{C}$-bus register MUXCNFO (address A2H) activates hysteresis for all input modes.

## Loop mode I/Os

In line loopback mode, the internal data and clock routing switch selects serial data and clock signals from inputs DIN, DINQ, CIN, and CINQ instead of from the output of the multiplexer. Line loopback mode is activated by a LOW level on pin ENLINQ. Line loopback mode is also selected by setting bit ENLIN in $\mathrm{I}^{2} \mathrm{C}$-bus register MUXCNF2 (address A0H).

In diagnostic loopback mode, the synthesized serial data and clock signals are available at loop mode output pins DLOOP and DLOOPQ, and CLOOP and CLOOPQ and at output pins DOUT and DOUTQ and COUT and COUTQ. Diagnostic loopback mode is activated by making pin ENLOUTQ LOW. Diagnostic loopback mode is also selected by setting bit ENLOUT in $\mathrm{I}^{2} \mathrm{C}$-bus register MUXCNF2 (address A0H).

## Configuring the RF I/Os

The polarity of specific RF serial data and clock I/O signals can be inverted using ${ }^{2}$ C-bus registers IOCNF0 (address CBH) and IOCNF1 (address CAH).

To allow easier connection to other ICs, the pin designations for input data can be exchanged with the pin designations for input clock. The pin designations for output data and output clock can also be exchanged.
The default pin designations for loop mode input data and clock are exchanged by setting bit CDINSWAP in $I^{2} \mathrm{C}$-bus register IOCNF1 so that signals at pins CIN and CINQ are treated as data and signals at pins DIN and DINQ are treated as clock.

The default pin designations for RF output data and clock are exchanged by setting bit CDOUTSWAP in $\mathrm{I}^{2} \mathrm{C}$-bus register IOCNF1 so that signals at pins COUT and COUTQ are treated as data and signals at pins DOUT and DOUTQ are treated as clock.

The default pin designations for Loop mode output data and clock are exchanged by setting bit CDLOOPSWAP in $\mathrm{I}^{2} \mathrm{C}$-bus register IOCNF0 (address CBH) so that loop mode output data is present at pins CLOOP and CLOOPQ and loop mode clock output is present at pins DLOOP and DLOOPQ.

Outputs DOUT and DOUTQ and COUT and COUTQ can be independently disabled by bits DOUTENA and COUTENA in $I^{2}$ C-bus register IOCNF1 (address CAH).
The amplitude of the RF serial output signals in CML drive mode, is adjustable (in 16 steps) between 70 mV ( $p-\mathrm{p}$ ) and 1100 mV (p-p), single-ended, controlled by bits RFS in $\mathrm{I}^{2} \mathrm{C}$-bus register IOCNF0 (address CBH). The default amplitude is 280 mV ( $p-\mathrm{p}$ ), single-ended. The RF serial outputs can be either DC or AC-coupled, terminated by bit RFOUTTERM in $\mathrm{I}^{2} \mathrm{C}$-bus register IOCNFO (address CBH). The default termination is DC-coupled.

## CMOS control inputs

CMOS control inputs UI, MUXR0, MUXR1, PAREVEN, CLKDIR, ENLOUTQ, ENLINQ, MD0, MD1, FIFORESET and CS(DRO) have an internal pull-up resistor so that these pins go HIGH when open circuit, and only go LOW when deliberately forced. This is also true for pins DR1 and DR2 in pre-programmed mode (pin UI is LOW). In $\mathrm{I}^{2} \mathrm{C}$-bus control mode (pin UI is HIGH ), pins SCL and SDA comply with the $\mathrm{I}^{2} \mathrm{C}$-bus interface standard.

## Power supply connections

Four separate supply domains ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CCD}}, \mathrm{V}_{\mathrm{CCO}}$ and $V_{\text {CCA }}$ ) provide isolation between the various functional blocks. Each supply domain should be connected to a common $\mathrm{V}_{\mathrm{CC}}$ using a separate filter. All supply pins, including the exposed die pad, must be connected. The die pad connection to ground must have the lowest possible inductance. Since the die pad is also used as the main ground return of the chip, this connection must also have a low DC impedance. The voltage supply levels should be in accordance with the values specified in Chapters "Characteristics" and "Limiting values".

All external components should be surface mounted, with a preferable size of 0603 or smaller. The components must be mounted as close to the IC as possible.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## Interrupt register

The following events are recorded by setting the appropriate bit(s) in $\mathrm{I}^{2} \mathrm{C}$-bus register INTERRUPT (address 00H):

- Loss of lock
- High junction temperature
- FIFO overflow or underflow.

When register INTERRUPT is polled by an $I^{2} \mathrm{C}$-bus read action, any set bits are reset. If a condition is still active, the corresponding bit remains set.

## Status register

The current status of the conditions that are recorded by register INTERRUPT are indicated by setting the appropriate bit(s) in ${ }^{2} \mathrm{C}$-bus register STATUS (address 01 H ). A bit is set only for the period that the condition is active and resets when the condition clears. Register STATUS is polled by an $\mathrm{I}^{2} \mathrm{C}$-bus read action.

## Interrupt generation

An interrupt is generated if an interrupt condition sets a bit in $I^{2} \mathrm{C}$-bus register INTERRUPT (address 00 H ) and if the bit is not masked by $\mathrm{I}^{2} \mathrm{C}$-bus register INTMASK (address CCH). Only the high junction temperature interrupt bit is not masked by default. A generated interrupt is indicated by an active logic level at pin INT.

The active output level used is set by bit INTPOL in ${ }^{2}$ 2 C -bus register INTMASK. The default is an active LOW level. Bit INTOUT sets the output mode at pin INT to either open-drain or to standard CMOS. The default is open-drain. An active LOW output in open-drain mode allows several receivers to be connected together, and requires only one $3.3 \mathrm{k} \Omega$ pull-up resistor.

## CHARACTERISTICS OF THE ${ }^{2}$ ²-BUS

The $\mathrm{I}^{2} \mathrm{C}$-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

Refer to Fig.11. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.


Fig. 11 Bit transfer.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## Start and stop conditions

Refer to Fig.12. Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


Fig. 12 Definition of start and stop conditions.

## System configuration

Refer to Fig.13. A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.


Fig. 13 System configuration.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## Acknowledge

Refer to Fig.14. Only one data byte is transferred between the start and stop conditions during a write from the transmitter to the receiver. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition; see Fig. 17.


Fig. 14 Acknowledgment on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## I²C-BUS PROTOCOL

## Addressing

Before any data is transmitted on the $I^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The address byte is sent after the start condition.

The master transmitter/receiver either reads from the read-registers or writes to the write-registers. It is not possible to read from and write to the same register. Figure 15 shows how the slave and register address bytes are defined.


Fig. 15 Slave and register addresses.

## Read/Write protocols

The protocol for writing to a single register is shown in Fig.16. The transmitter sends the address of the slave device, waits for an acknowledge from the slave, sends register address, waits for an acknowledge from the slave, sends data byte, waits for an acknowledge from the slave, followed by a stop condition.


MDB386

Fig. 16 Write protocol.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

The protocol for reading one or more registers is shown in Fig.17. The receiver sends the address of the slave device, waits for an acknowledge from the slave, receives data byte(s) from slave (the TZA3017AHW starts sending data after asserting an acknowledge), after receiving the data, the receiver sends an acknowledge or, if finished, a not-acknowledge, followed by a stop condition.


Fig. 17 Read protocol.

## $\mathrm{I}^{2} \mathrm{C}$-bus registers

The $\mathrm{I}^{2} \mathrm{C}$-bus registers are accessed in $\mathrm{I}^{2} \mathrm{C}$-bus control mode by setting pin UI HIGH or leaving pin UI open circuit. Address and read/write data are transferred serially via pin SDA and clocked via pin SCL when pin CS (chip select) is HIGH. The $\mathrm{I}^{2} \mathrm{C}$-bus registers are listed in Table 10.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table $10 I^{2} \mathrm{C}$-bus registers

| ADDRESS <br> (HEX) $^{(1)}$ | NAME | FUNCTION | DEFAULT <br> VALUE | READ/ <br> WRITE |
| :---: | :--- | :--- | :--- | :--- |
| 00 | INTERRUPT | Interrupt register; see Table 11 | - | R |
| 01 | STATUS | Status register; see Table 12 | - | R |
| A0 | MUXCNF2 | Multiplexer configuration register 2; see Table 13 | 00000000 | W |
| A1 | MUXCNF1 | Multiplexer configuration register 1; see Table 14 | 01101001 | W |
| A2 | MUXCNF0 | Multiplexer configuration register 0; see Table 15 | 00011000 | W |
| B0 | DIVCNF | Octave and loop mode configuration register; see Table 16 | 00000000 | W |
| B1 | MAINDIV1 | Main divider division factor N; most significant byte; range <br> $128 ~ t o ~ 511 ; ~ s e e ~ T a b l e ~ 17 ~$ | 00000001 | W |
| B2 | MAINDIV0 | Main divider division factor N; least significant byte; see Table 18 | 00000000 | W |
| B3 | FRACN2 | Fractional divider division factor K; see Table 19 | 10000000 | W |
| B4 | FRACN1 | Fractional divider division factor K; see Table 20 | 00000000 | W |
| B5 | FRACN0 | Fractional divider division factor K; see Table 21 | 00000000 | W |
| B6 | SYNTHCNF | Clock synthesizer configuration register; see Table 22 | 00000000 | W |
| C8 | IOCNF2 | Parallel interface output configuration register 2; see Table 23 | 00101100 | W |
| CA | IOCNF1 | RF serial I/O configuration register 1; see Table 24 | 11000000 | W |
| CB | IOCNF0 | RF serial output configuration register 0; see Table 25 | 00000011 | W |
| CC | INTMASK | Interrupt masking register; see Table 26 | 01010000 | W |
| FD | MUXTIMING | Multiplexer timing register; see Table 27 | 00001000 | W |

## Note

1. Addresses not shown must not be accessed.

Table 11 Register INTERRUPT (address 00H)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | 1 0 | ```clock synthesizer Loss of Lock (LOL) out of lock (loss of lock condition) in lock``` | LOL |
|  |  |  |  | X | X | X |  | reserved |  |
|  |  |  | 1 0 |  |  |  |  | ```high junction temperature junction temperature }\geq13\mp@subsup{0}{}{\circ}\textrm{C junction temperature < 130 }\mp@subsup{}{}{\circ}\textrm{C``` | TALARM |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | FIFO overflow or underflow overflow or underflow normal operation | OVERFLOW |
| 0 | 0 |  |  |  |  |  |  | reserved |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitterTable 12 Register STATUS (address 01H)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | 1 0 | clock synthesizer Loss of Lock (LOL) out of lock (loss of lock condition) in lock | LOL |
|  |  |  |  | X | X | X |  | reserved |  |
|  |  |  | 1 0 |  |  |  |  | $\begin{aligned} & \text { high junction temperature } \\ & \text { junction temperature } \geq 130^{\circ} \mathrm{C} \\ & \text { junction temperature }<130^{\circ} \mathrm{C} \end{aligned}$ | TALARM |
|  |  | 1 0 |  |  |  |  |  | FIFO overflow or underflow overflow or underflow normal operation | OVERFLOW |
| 0 | 0 |  |  |  |  |  |  | reserved |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 13 Register MUXCNF2 (address A0H); default value 00H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | parallel data bus bit designations $\begin{aligned} & \text { D00 }=\text { MSB, D15 }=\text { LSB (reversed) } \\ & \text { D15 }=\text { MSB, D00 }=\text { LSB (normal) } \end{aligned}$ | BUSSWAP |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  | parity checking odd parity even parity | PARITY |
|  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  | parity programming via ${ }^{2} \mathrm{C}$-bus interface via pin PAREVEN | I2CPARITY |
|  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  | parallel clock input polarity inverted normal | PICLKINV |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | parallel data input polarity inverted normal | PDINV |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | enable/disable loop mode inputs enabled disabled | ENLIN |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | enable/disable loop mode outputs enabled disabled | ENLOUT |
| $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  | loop mode control <br> via ${ }^{2} \mathrm{C}$-bus interface <br> via pins ENLINQ and/or ENLOUTQ | I2CLOOPMODE |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | default value |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 14 Register MUXCNF1 (address A1H); default value 69H

| BIT |  |  |  |  |  |  |  |  | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | PARAMETER |  |
|  |  |  |  |  |  |  |  |  |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 15 Register MUXCNFO (address A2H); default value 18H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | 1 0 | FIFO reset reset normal mode | FIFORESET |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  | FIFO reset programming via $\mathrm{I}^{2} \mathrm{C}$-bus interface via pin FIFORESET | I2CFIFORESET |
|  |  |  |  |  | 1 0 |  |  | parallel input hysteresis all input modes LVDS mode only | PIHYST |
| 0 | 0 | 0 | 1 | 1 |  |  |  | reserved |  |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | default value |  |

Table 16 Register DIVCNF (address BOH); default value 00H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | octave divider division factor M, octave selection <br> $\mathrm{M}=1$, octave number 0 <br> $\mathrm{M}=2$, octave number 1 <br> $\mathrm{M}=4$, octave number 2 <br> $\mathrm{M}=8$, octave number 3 <br> $M=16$, octave number 4 <br> $M=32$, octave number 5 <br> $M=64$, octave number 6 | DIV_M |
| 0 | 0 | 0 | 0 | 0 |  |  |  | reserved |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | default value |  |

Table 17 Register MAINDIV1 (address B1H); default value 01H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | N8 | main divider division factor N; N8 = MSB | DIV_N |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | default value |  |

Table 18 Register MAINDIV0 (address B2H); default value 00H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION |  |
| N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | main divider division factor N; N0 = LSB | DIV_N |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | default value |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 19 Register FRACN2 (address B3H); default value 80H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
|  | X | K21 | K20 | K19 | K18 | K17 | K16 | fractional divider division value K; <br> K21 = MSB | DIV_K |
| $\mathbf{1}$ |  |  |  |  |  |  | NILFRAC control bit <br> no fractional N functionality <br> fractional N functionality | NILFRAC |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | default value |  |

Table 20 Register FRACN1 (address B4H); default value 00H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION |  |  |$)$ NAME

Table 21 Register FRACN0 (address B5H); default value 00H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |  |
| K7 | K6 | K5 | K4 | K3 | K2 | K1 | K0 | fractional divider division value K; <br> K0 = LSB | DIV_K |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | default value |  |  |

Table 22 Register SYNTHCNF (address B6H); default value 00H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  | 0 | 0 | 0 | 0 | 0 | reserved |  |
|  |  | 1 0 |  |  |  |  |  | clock synthesizer manual initialization toggle to initialize synthesizer normal operation; auto initialize | INITSYNTH |
| 1 1 0 0 | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | reference divider division factor R; reference frequency $\begin{aligned} & \mathrm{R}=8 ; 155.52 \mathrm{MHz} \\ & \mathrm{R}=4 ; 77.76 \mathrm{MHz} \\ & \mathrm{R}=2 ; 38.88 \mathrm{MHz} \\ & \mathrm{R}=1 ; 19.44 \mathrm{MHz} \end{aligned}$ | REFDIV |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | default value |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 23 Register IOCNF2 (address C8H); default value 2CH

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | parallel output signal amplitude <br> minimum: 60 mV ( $p-\mathrm{p}$ ) <br> default: 850 mV ( $\mathrm{p}-\mathrm{p}$ ) <br> maximum: $1000 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ | MFS |
|  |  |  | 1 0 |  |  |  |  | prescaler output polarity <br> inverted <br> normal | PRSCLOINV |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | prescaler output enable <br> enabled <br> disabled | PRSCLOEN |
|  | 1 <br> 0 |  |  |  |  |  |  | parallel output termination <br> LVPECL mode: floating; CML mode: AC-coupled LVPECL mode: standard; CML mode: DC-coupled | MFOUTTERM |
| $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  | parallel output mode <br> Current Mode Logic (CML) <br> Low Voltage Positive Emitter Coupled Logic (LVPECL) | MFOUTMODE |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | default value |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 24 Register IOCNF1 (address CAH); default value COH

| BIT |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | PARAMETER |  |
|  |  |  |  |  |  |  |  |  |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 25 Register IOCNF0 (address CBH); default value 03H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | ```RF serial output signal amplitude minimum: }70\textrm{mV}(p-p default: 280 mV (p-p) maximum: 1100 mV (p-p)``` | RFS |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | loop mode clock output polarity inverted normal | CLOOPINV |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | loop mode data output polarity inverted normal | DLOOPINV |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | RF serial output termination <br> AC-coupled DC-coupled | RFOUTTERM |
| 1 0 |  |  |  |  |  |  |  | loop mode clock and data outputs swap clock and data output pairs swapped normal | CDLOOPSWAP |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | default value |  |

Table 26 Register INTMASK (address CCH); default value 50H

| BIT |  |  |  |  |  |  | $\mathbf{0}$ | PARAMETER |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
|  |  |  |  |  |  |  |  |  |  |

## Note

1. Signal is not processed by interrupt controller.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Table 27 Register MUXTIMING (address FDH); default value 80H

| BIT |  |  |  |  |  |  |  | PARAMETER |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION |  |  |

## TZA3017HW FEATURES IN PRE-PROGRAMMED MODE

Although the TZA3017HW is primarily intended to be programmed via the $\mathrm{I}^{2} \mathrm{C}$-bus, many of the TZA3017HW functions can be accessed either via the $\mathrm{I}^{2} \mathrm{C}$-bus in $\mathrm{I}^{2} \mathrm{C}$-bus control mode (pin UI HIGH), or via the external chip pins in pre-programmed mode (pin UI LOW). The TZA3017HW functions that are accessible in pre-programmed mode and their control pins are as follows:

- Choice of four pre-programmed SDH/SONET bit rates: STM1/OC3, STM4/OC12, STM16/OC48, STM16/OC48 + FEC; pins DR0 to DR2
- Choice of four pre-programmed bit rates: Fibre Channel, double Fibre Channel, Gigabit Ethernet, 10-Gigabit Ethernet; pins DR0 to DR2
- Choice of four multiplexing ratios: 16:1, 10:1, 8:1 or 4:1: pins MUXR1 and MUXR0
- Co-directional or contra-directional clocking scheme: pin CLKDIR
- Loop mode serial input and output configuration: pins ENLINQ and ENLOUTQ
- Even/odd parity checking: pin PAREVEN
- LVPECL outputs on parallel interface with $800 \mathrm{mV}(p-p)$, single-ended signal, (DC-coupled termination to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ )
- CML serial RF outputs with typical 280 mV (p-p), single-ended signal, (DC-coupled load)
- Loss Of Lock indication (LOL)
- FIFO overflow indication
- FIFO reset
- High junction temperature indication (pin INT; open-drain)
- 18 to 21 MHz reference frequency supported.


## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CCD},} \mathrm{V}_{\mathrm{CCA}}$, <br> $\mathrm{V}_{\mathrm{CCO}}, \mathrm{V}_{\mathrm{DD}}$ | supply voltages | -0.5 | +3.6 | V |
| $\mathrm{V}_{\mathrm{n}}$ | DC voltage on pins <br> D00 to D15, D00Q to D15Q, PICLK, PICLKQ, PARITY, and PARITYQ <br> POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO, and PRSCLOQ <br> UI, CS, SDA, SCL, MUXR0, MUXR1, CLKDIR, PAREVEN, FIFORESET, MD0, MD1, ENLOUTQ and ENLINQ LOL and OVERFLOW INT | $\begin{aligned} & V_{C C}-0.5 \\ & V_{C C}-2.5 \\ & -0.5 \\ & -0.5 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & V_{C C}+0.5 \\ & V_{C C}+0.5 \\ & V_{C C}+0.5 \\ & V_{C C}+0.5 \\ & V_{C C}+0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |
| $\mathrm{I}_{\mathrm{n}}$ | input current on pins <br> D00 to D15, D00Q to D15Q, PICLK, PICLKQ, PARITY, and PARITYQ <br> CREF, CREFQ, CIN, CINQ, DIN and DINQ INT | $\begin{aligned} & -25 \\ & -20 \\ & -2 \end{aligned}$ | $\begin{aligned} & +25 \\ & +20 \\ & +2 \end{aligned}$ | mA <br> mA <br> mA |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}$ | thermal resistance from junction to ambient | notes 1 and 2 | 16 | K/W |

## Notes

1. In compliance with JEDEC standards JESD51-5 and JESD51-7.
2. Four-layer Printed-Circuit Board (PCB) in still air with 36 plated vias connected with the heatsink and the second and fourth layer in the PCB.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=3.14$ to $3.47 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})} \leq 16 \mathrm{~K} / \mathrm{W}$; all characteristics are specified for the default settings (note 1); all voltages are referenced to ground; positive currents flow into the device unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $\mathrm{I}_{\text {CCA }}$ | analog supply current |  | 0.5 | 1.2 | 2.4 | mA |
| $\mathrm{I}_{\text {CCD }}$ | digital supply current | notes 1 and 2 | 170 | 215 | 270 | mA |
|  |  | notes 2 and 3 | 285 | 345 | 430 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | digital supply current |  | 0 | 2 | 4 | mA |
| $\mathrm{I}_{\text {CCO }}$ | oscillator supply current |  | 20 | 31 | 41 | mA |
| ICC(tot) | total supply current | notes 1 and 2 | 190 | 250 | 318 | mA |
|  |  | notes 2 and 3 | 305 | 380 | 478 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | notes 1 and 2 | 0.6 | 0.82 | 1.1 | W |
|  |  | notes 2 and 3 | 0.96 | 1.25 | 1.66 | W |

CMOS input; pins UI, DR0, DR1, DR2, MUXR0, MUXR1, MD0, MD1, ENLINQ, ENLOUTQ, FIFORESET, PAREVEN and CLKDIR

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | - | - | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.8 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | -200 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{~A}$ |

## CMOS output; pins OVERFLOW, LOL and INT

| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.2 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{CC}}-0.2$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |


| Open-drain output; pin INT |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.2 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | HIGH-level output current | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{A}$ |


| Serial output; pins COUT, COUTQ, DOUT, DOUTQ, CLOOP, CLOOPQ, DLOOP, and DLOOPQ |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{O}(\mathrm{p}-\mathrm{p})}$ | default output voltage swing <br> (peak-to-peak value) | single-ended with $50 \Omega$ <br> external load; note 4 | 220 | 280 | 340 | mV |
| $\mathrm{Z}_{\mathrm{o}}$ | output impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 40 | 50 | 60 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | - | 60 | 90 | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | - | 60 | 90 | ps |
| $\mathrm{t}_{\mathrm{D}-\mathrm{C}}$ | data-to-clock delay | between differential <br> crossovers | -50 | - | 50 | ps |
| $\delta$ | duty cycle COUT and <br> COUTQ | between differential <br> crossovers | 40 | 50 | 60 | $\%$ |
| $\mathrm{f}_{\text {SBR }}$ | serial bit rate | MUX 16:1, 8:1, 4:1 | 30 | - | 3200 | $\mathrm{Mbits} / \mathrm{s}$ |
|  | MUX 10:1; note 5 | 30 | - | 3200 | $\mathrm{Mbits} / \mathrm{s}$ |  |

## Serial input; pins DIN, DINQ, CIN and CINQ

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage <br> (peak-to-peak value) | single-ended | 50 | - | 1000 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{i}}$ | input voltage range |  | $\mathrm{V}_{\mathrm{CC}}-1$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## A-rate ${ }^{\text {TM }}$ fibre optic transmitter

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Z}_{\mathrm{i}}$ | input impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 40 | 50 | 60 | $\Omega$ |
| Parallel input (rail-to-rail); pins D00 to D15, D00Q to D15Q, PARITY, PARITYQ, PICLK, and PICLKQ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}}$ | input voltage range |  | $\mathrm{V}_{\mathrm{EE}}-0.25$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage swing (peak-to-peak value) | single-ended | 100 | - | 1000 | mV |
| $\mathrm{V}_{\text {hys }}$ | input differential hysteresis | MD1 = LOW; MD0 = HIGH | - | 30 | - | mV |
| $\mathrm{Z}_{\mathrm{i} \text { (diff) }}$ | differential input impedance | MD1 = LOW | 80 | 100 | 120 | $\Omega$ |
| $\mathrm{Z}_{\mathrm{i} \text { (se) }}$ | single-ended input impedance | MD1 $=\mathrm{HIGH}$ | 40 | 50 | 60 | $\Omega$ |
| $\mathrm{V}_{\text {( }}$ CML) | input termination voltage in CML mode | MD1 = HIGH; MD0 = LOW | - | $\mathrm{V}_{\text {CC }}$ | - | V |
| $\mathrm{V}_{\mathrm{T} \text { (LVPECL) }}$ | input termination voltage in LVPECL mode | MD1 = HIGH; MD0 = HIGH | $\mathrm{V}_{C C}-2.3$ | $\mathrm{V}_{\mathrm{CC}}-2$ | $\mathrm{V}_{\mathrm{CC}}-1.7$ | V |
| $\mathrm{t}_{\text {su(co) }}$ | set-up time | co-directional clocking | 0 | - | - | ps |
| $\mathrm{th}_{\mathrm{h}(\mathrm{co})}$ | hold time | co-directional clocking | 1000 | - | - | ps |
| $\mathrm{t}_{\text {su(contra) }}$ | set-up time | contra-directional clocking | 1300 | - | - | ps |
| $\mathrm{th}_{\text {(contra) }}$ | hold time | contra-directional clocking | -300 | - | - | ps |
| $\delta$ | duty cycle PICLK and PICLKQ | between differential crossovers | 40 | 50 | 60 | \% |
| $\mathrm{f}_{\text {PBR }}$ | parallel bit rate |  | - | - | 400 | Mbits/s |

CML mode output; pins POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO, and PRSCLOQ

| $\mathrm{V}_{0(p-\mathrm{p})}$ | default output voltage swing <br> (peak-to-peak value) | single-ended with $50 \Omega$ <br> external load, <br> DC-coupled; note 6 | 600 | 850 | 1100 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{Z}_{\mathrm{o}}$ | output impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 80 | 95 | 110 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | 200 | 250 | 350 | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | 200 | 250 | 350 | ps |

LVPECL mode output; pins POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO, and PRSCLOQ

| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $50 \Omega$ termination to <br> $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}-1.2$ | $\mathrm{~V}_{\mathrm{CC}}-1.0$ | $\mathrm{~V}_{\mathrm{CC}}-0.9$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OL}}$ | LOW-level output voltage | $50 \Omega$ termination to <br> $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{CC}}-2.0$ | $\mathrm{~V}_{\mathrm{CC}}-1.9$ | $\mathrm{~V}_{\mathrm{CC}}-1.7$ | V |
| $\mathrm{~V}_{\mathrm{O}(\mathrm{p}-\mathrm{p})}$ | default output voltage swing <br> (peak-to-peak value) | LVPECL floating; <br> single-ended with $50 \Omega$ <br> external load | 700 | 900 | 1150 | mV |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | 300 | 350 | 400 | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | 300 | 350 | 400 | ps |

## Reference frequency input; pins CREF, and CREFQ

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage <br> (peak-to-peak value) | single-ended | 50 | - | 1000 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{i}}$ | input voltage range |  | $\mathrm{V}_{\mathrm{CC}}-1$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{Z}_{\mathrm{i}}$ | input impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 40 | 50 | 60 | $\Omega$ |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic transmitter

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{f}_{\text {CREF }}$ | reference clock frequency accuracy | SDH/SONET requirement | -20 | - | +20 | ppm |
| $\mathrm{f}_{\text {CREF }}$ | reference clock frequency | $\begin{aligned} & \text { see Table } 4 \text {; } \\ & R=1,2,4 \text {, or } 8 \end{aligned}$ | $18 \times \mathrm{R}$ | $19.44 \times \mathrm{R}$ | $21 \times \mathrm{R}$ | MHz |
| $\mathrm{I}^{2} \mathrm{C}$-bus; pins SCL and SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | - | - | $0.2 \mathrm{~V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.8 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $\mathrm{V}_{\text {hys }}$ | hysteresis of Schmitt trigger inputs |  | $0.05 \mathrm{~V}_{\text {cc }}$ | - | - | V |
| $\mathrm{V}_{\text {OL }}$ | SDA LOW-level output voltage (open-drain) | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ | 0 | - | 0.4 | V |
| $\mathrm{I}_{\mathrm{L}}$ | input leakage current |  | -10 | - | +10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | input capacitance |  | - | - | 10 | pF |

## ${ }^{12} \mathrm{C}$-bus timing

| fSCL | SCL clock frequency |  | - | - | 100 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| thow | SCL LOW time |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| thigh | SCL HIGH time |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| thd; STA | hold time START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| tsu;STA | set-up time START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| thd; ;AT | data hold time |  | 0 | - | 0.9 | $\mu \mathrm{s}$ |
| tsu;DAT | data set-up time |  | 100 | - | - | ns |
| tsu;sto | set-up time STOP condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}$ | SCL and SDA rise time |  | 20 | - | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SCL and SDA fall time |  | 20 | - | 300 | ns |
| $\mathrm{t}_{\text {BuF }}$ | bus free time between STOP and START |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{Cb}_{\mathrm{b}}$ | capacitive load on each bus line |  | - | - | 400 | pF |
| tsp | pulse width of allowable spikes |  | 0 | - | 50 | ns |
| $\mathrm{V}_{\mathrm{nL}}$ | noise margin at LOW-level |  | $0.1 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $\mathrm{V}_{\mathrm{nH}}$ | noise margin at HIGH-level |  | $0.2 \mathrm{~V}_{\text {cc }}$ | - | - | V |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jitter generation |  |  |  |  |  |  |
| $J_{\text {gen }(p-p)}$ | jitter generation (peak-to-peak value) | $\begin{aligned} & \text { STM1/OC3 mode; } \\ & \text { notes } 7 \text { and } 8 \\ & f=500 \mathrm{~Hz} \text { to } 1.3 \mathrm{MHz} \\ & \mathrm{f}=12 \mathrm{kHz} \text { to } 1.3 \mathrm{MHz} \\ & \mathrm{f}=65 \mathrm{kHz} \text { to } 1.3 \mathrm{MHz} \end{aligned}$ | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \end{aligned}\right.$ | $\begin{aligned} & 16 \\ & 4 \\ & 4 \end{aligned}$ | mUI <br> mUI <br> mUI |
|  |  | $\begin{aligned} & \hline \text { STM4/OC12 mode; } \\ & \text { notes } 7 \text { and } 8 \\ & f=1 \mathrm{kHz} \text { to } 5 \mathrm{MHz} \\ & \mathrm{f}=12 \mathrm{kHz} \text { to } 5 \mathrm{MHz} \\ & \mathrm{f}=250 \mathrm{kHz} \text { to } 5 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{array}{\|l} 63 \\ 13 \\ 13 \end{array}$ | mUI <br> mUI <br> mUI |
|  |  | STM16/OC48 mode; notes 7 and 8 $\begin{aligned} & \mathrm{f}=5 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \\ & \mathrm{f}=12 \mathrm{kHz} \text { to } 20 \mathrm{MHz} \\ & \mathrm{f}=1 \mathrm{MHz} \text { to } 20 \mathrm{MHz} \end{aligned}$ | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \end{aligned}\right.$ | $\begin{aligned} & 35 \\ & 32 \\ & 7 \end{aligned}$ | $\begin{array}{\|l} 250 \\ 50 \\ 50 \end{array}$ | mUl <br> mUl <br> mUI |

## Notes

1. Default settings: UI = LOW (pre-programmed mode; see Table 1); DR0 = LOW, DR1 = HIGH, DR2 = LOW
(STM16/OC48); PAREVEN = HIGH (even parity); MUXR0 = HIGH, MUXR1 = HIGH (multiplexing ratio is 16:1); FIFORESET = LOW; MD0 = LOW, MD1 = LOW ( $100 \Omega$ differential); CLKDIR $=\mathrm{HIGH}$ (co-directional clocking); ENLOUTQ = HIGH (DLOOP, DLOOPQ, CLOOP and CLOOPQ disabled); ENLINQ = HIGH (DIN, DINQ, CIN and CINQ disabled); CREF and CREFQ = 19.44MHz; COUT, COUTQ, DOUT, DOUTQ, POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO and PRSCLOQ are not connected.
2. The total supply current and power dissipation is dependent on the $\mathrm{I}^{2} \mathrm{C}$ settings such as output swing, loop modes, multiplexing ratio and input and output termination conditions. For dependency on output termination and output swing; see Figs 18 and 20.
3. $\mathrm{ENLOUTQ}=\mathrm{LOW}$ (DLOOP, CLOOP enabled); ENLINQ = LOW (DIN, CIN enabled) and maximum output swing; COUT, COUTQ, DOUT, DOUTQ, POCLK, POCLKQ, PARERR, PARERRQ, PRSCLO, PRSCLOQ, DLOOP, DLOOPQ, CLOOP and CLOOPQ are not connected.
4. The output swing is adjustable in 16 steps controlled by bits RFS in the $\mathrm{I}^{2} \mathrm{C}$-bus register IOCNFO (address CBH).
5. For multiplexing ratio $10: 1$, the $I^{2}$ C-bus register MUXTIMING (address FDH) should be programmed with 0000.0100 $(04 \mathrm{H})$ for supporting 3.2 Gbits/s. The highest supported bit rate for multiplexing ratio 10:1 in a pin programmed application is $2.7 \mathrm{Gbits} / \mathrm{s}$.
6. The output swing is adjustable in 16 steps controlled by bits MFS in the $\mathrm{I}^{2} \mathrm{C}$-bus register IOCNF2 (address C 8 H ).
7. Reference frequency of 19.44 MHz , with a phase-noise of less than -140 dBc for frequencies of more than 12 kHz from the carrier. Measured for 60 seconds within the appropriate bandwidth.
8. For bit rates lower than $1.8 \mathrm{Gbits} / \mathrm{s}$, the jitter decreases with the octave division ratio.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter



Fig. 18 Supply current per parallel output.


Fig. 19 Output voltage swing of parallel output.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter



Fig. 20 Supply current per serial output.


Fig. 21 Output voltage swing of serial output.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Fig. 22 Parallel output standard LVPECL mode.


Fig. 23 Parallel output floating LVPECL mode (DC-coupled).

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Fig. 24 Parallel output floating LVPECL mode (AC-coupled).


Fig. 25 Parallel output CML mode (AC-coupled).

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Fig. 26 Parallel output CML mode (DC-coupled).


Fig. 27 Serial output CML mode (AC-coupled).

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Fig. 28 Serial output CML mode (DC-coupled).

$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter


The timing is measured from the crossover point of the reference signal to the crossover point of the input.
Fig. 30 Parallel bus contra-directional timing.


## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## PACKAGE OUTLINE

HTQFP100: plastic thermal enhanced thin quad flat package; 100 leads;
body $14 \times 14 \times 1 \mathrm{~mm}$; exposed die pad
SOT638-1


DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $\mathrm{D}_{\mathrm{h}}$ | $E^{(1)}$ | $E_{h}$ | e | $\mathrm{H}_{\mathrm{D}}$ | $\mathrm{H}_{\mathrm{E}}$ | L | $\mathrm{L}_{\mathrm{p}}$ | v | w | y | $Z_{\text {D }}{ }^{(1)}$ | $Z_{E}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.05 \\ & 0.95 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.27 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.1 \end{aligned}$ | 0.5 | $\begin{aligned} & 16.15 \\ & 15.85 \end{aligned}$ | $\begin{aligned} & 16.15 \\ & 15.85 \end{aligned}$ | 1 | $\begin{aligned} & 0.75 \\ & 0.45 \end{aligned}$ | 0.2 | 0.08 | 0.08 | $\begin{aligned} & 1.15 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 1.15 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 7^{\circ} \\ & 0^{\circ} \end{aligned}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT638-1 |  |  |  |  | $-01-03-30$ |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.
Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.
Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $220^{\circ} \mathrm{C}$ for thick/large packages, and below $235^{\circ} \mathrm{C}$ for small/thin packages.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE ${ }^{(1)}$ | SOLDERING METHOD |  |
| :---: | :---: | :---: |
|  | WAVE | REFLOW ${ }^{(2)}$ |
| BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA | not suitable | suitable |
| DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS | not suitable ${ }^{(3)}$ | suitable |
| PLCC(4), SO, SOJ | suitable | suitable |
| LQFP, QFP, TQFP | not recommended ${ }^{(4)(5)}$ | suitable |
| SSOP, TSSOP, VSO | not recommended ${ }^{(6)}$ | suitable |

## Notes

1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
4. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic transmitter

## DATA SHEET STATUS

| LEVEL | DATA SHEET STATUS ${ }^{(1)}$ | PRODUCT STATUS ${ }^{(2)(3)}$ | DEFINITION |
| :---: | :---: | :---: | :---: |
| I | Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| II | Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| III | Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter 

## PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

# $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter 

## NOTES

# $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic transmitter 

## NOTES

## Philips Semiconductors - a worldwide company

## Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 402724825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

